Zero cost indexing for improved processor cache performance
نویسندگان
چکیده
منابع مشابه
An Improved Cache Mechanism for a Cache-based Network Processor
Internet traffic has increased due to the development of richer web content and services. In particular, IP telephony, Messengers, and Twitter are composed of a large number of small packets, and these services are expected to increase. Thus, routers need to handle largebandwidth fine-grain communication. We proposed a network processor called P-Gear, which has a special cache mechanism that re...
متن کاملCache Performance of Indexing Data Structures
The speed of computer processors is growing rapidly in comparison to the speed of DRAM chips. The cost of a cache miss, measured in processor clock cycles, is increasing exponentially, and this is quickly becoming a bottleneck for indexing in main memory. We study several indexing data structures on a simulated architecture and show that the relative performance of cache-conscious indexing stru...
متن کاملMemory Data Organization for Improved Cache Performance in Embedded Processor Applications PREETI RANJAN PANDA and NIKIL
Code generation for embedded processors opens up the possibility for several performance optimization techniques that have been ignored by traditional compilers due to compilation time constraints. We present techniques that take into account the parameters of the data caches for organizing scalar and array variables declared in embedded code into memory, with the objective of improving data ca...
متن کاملA Smart Cache for Improved Vector Performance
As the speed of microprocessors increases at a breath-taking rate, the gap between processor and memory system performance is getting worse. To alleviate this problem, all modern processors contain caches, but even using caches, processors cannot achieve their peak performance. We propose a mechanism, smart caching, which extends the power of conventional memory subsystems by including a prefet...
متن کاملRouter Cache Processor Cache Controller
The goal of the Alewife experiment is to demonstrate that a parallel computer system can be made both scalable and easily programmable. Scalability will be achieved through an architecture that allows the exploitation of locality. That is, for programs that display communication locality, scalable machines can o er proportionally better performance with more processing nodes. A program running ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM Transactions on Design Automation of Electronic Systems
سال: 2006
ISSN: 1084-4309,1557-7309
DOI: 10.1145/1124713.1124715